Extensive simulations were performed to evaluate the impact of the gate workfunction on the sub-80-nm PD and FD SOI device performance. The optimal gate workfunction for the 50 nm technology node is 0 ...