The ISRO Inertial Systems Unit (IISU) in Thiruvananthapuram initiated the development of a 64-bit RISC-V-based controller and ...

The SHAKTI microprocessor project is led by IIT Madras Director V Kamakoti at Prathap Subrahmanyam Centre for Digital ...

IIT Madras and ISRO have collaboratively developed the SHAKTI microprocessor for space applications. This indigenous chip, based on RISC-V architecture and backed by the Ministry of Electronics, aims ...

How the RISC-V architecture’s inherent traits align with the demands of functional safety standards like ISO 26262.

IP-AL8052S soft core is instruction set compatible with the 8052 8-bit microcontroller architecture and can achieve average performance of up to 20 million instructions per second.

This egg free teriyaki chicken meatballs recipe comes together with simple ingredients in about 30 minutes. Once baked, ...

Serving tech enthusiasts for over 25 years. TechSpot means tech analysis and advice you can trust.

RISC-V, an open instruction set architecture (ISA), is reshaping the global computing landscape. Unlike proprietary ISAs such as x86, widely used by Intel and AMD, or ARM, which dominates mobile ...

Madras and ISRO have developed an indigenous microprocessor for space applications which can be used in command and control systems and other critical functions in outer space. The SHAKTI ...